Menu
Your Cart
This is the Header Notice module, use it for promotional or other important messages.

PIC18F4620-I/PT

PIC18F4620-I/PT
New Free
PIC18F4620-I/PT
$0.00
Ex Tax: $0.00
  • Stock: In Stock
  • Model: PIC18F4620-I/P
 Device Overview

Manufacturer:

Microchip

Product Category:

8-bit Microcontrollers - MCU

RoHS:

Yes

Mounting Style:

SMD/SMT

Package/Case:

TQFP-44

Series:

PIC18(L)Fxx20

Core:

PIC18

Data Bus Width:

8 bit

CPU

Up to 10 MIPS Performance at 3V

Maximum Clock Frequency:

40 MHz

Program Memory Size:

64 kB

Data RAM Size:

B

ADC:

10-bit ADC, 12 channels, 100K samples per second

Number of I/Os:

36 I/O

Operating Supply Voltage:

2 V to 5.5 V

Operating Temperature:

- 40 C - + 85 C

Interface Type:

EUSART, I2C, SPI

Height:

1 mm

Length x width:

(10x10) mm

Data ROM Size:

1024 B

Data ROM Type:

EEPROM

Number of ADC Channels:

13


Additional Features

CPU

  • Up to 10 MIPS Performance at 3V
  • C compiler optimized RISC architecture
  • 8x8 Single Cycle Hardware Multiply

System

  • Internal oscillator support-31 kHz to 8MHz with 4xPLL
  • Fail-Safe Clock Monitor- allows safe shutdown if clock fails
  • Watchdog Timer with separate RC oscillator
  • Wide operating Voltage range; 2.0V to 5.5V

LCD Module

  • An integrated LCD driver module, capable of driving 48 segments and 4 commons for LCD display (132 pixels)

nanoWatt Power Managed Modes

  • Run, Idle and SLEEP modes
  • Idle mode currents down to 5.8uA typical
  • Sleep mode currents down to 0.1uA typical

Analog Features

  • 10-bit ADC, 12 channels, 100K samples per second
  • Programmable Low Voltage Detection Module
  • Programmable Brown-out-Reset Module
  • Two Analog Comparators

Peripherals

  • Master Synchronous Serial Port supports SPI™ and I2C™ master and slave mode
  • EUSART module including LIN bus support
  • Four Timer modules
  • Up to 5 PWM outputs
  • Up to 2 Capture / Compare
We use cookies and other similar technologies to improve your browsing experience and the functionality of our site. Privacy Policy.